Back to all jobs
Cisco
ASIC Engineering Technical Leader | Design Verification | Verilog, System Verilog, UVM, Testbench | Exp- 12+ Years
Bangalore, IndiaFull-timeDirect from Cisco
ASIC Engineering Technical Leader | Design Verification | Verilog, System Verilog, UVM, Testbench | Exp- 12+ Years
Full description, salary range & apply link — for members.
Free account · 10-second signup · no credit card.
Already have an account? Sign in