Back to all jobs
Cisco
ASIC Engineering Digital Designer/ Leader ( digital design, FSM, CPU sub-systems, complex SOCs, FPGA validation | 8-12 Years | Pune)
Pune, IndiaFull-timeDirect from Cisco
ASIC Engineering Digital Designer/ Leader ( digital design, FSM, CPU sub-systems, complex SOCs, FPGA validation | 8-12 Years | Pune)
Full description, salary range & apply link — for members.
Free account · 10-second signup · no credit card.
Already have an account? Sign in